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Abstract 
This project presents a 5.8 GHz Low Noise 
Amplifier (LNA) design with cascode and 
cascaded techniques using T-matching 
network applicable for IEEE 802.16 standard. 
The amplifier uses the FHX76LP Low Noise 
SuperHEMT FET. The design simulation 
process is done by using the Advance Design 
System (ADS) software. The cascode and 
cascaded low noise amplifier (LNA) produces a 
gain of 53.4dB and noise figure (NF) of 1.2dB. 
The input reflection (S11) and output return loss 
(S22) are -24.3dB and -23.9dB respectively. The 
input sensitivity is complying with the IEEE 
802.16 standards.
Keywords: Cascode and Cascade LNA, Radio 
Frequency, T -Matching Network
I. INTRODUCTION
The number of systems that use radio 
frequencies links is increasing rapidly. At 
the same time, the number of standards 
for such systems is increasing very 
quickly as well. To make this possible 
the number of frequency band dedicated 
for wireless communication has also 
increased [1]. WiMAX, which is short 
for Worldwide Interoperability for 
Microwave Access, is a novel wireless 
communication technology. It is an 
attractive technology due to the high 
transmitting speed (up to 70Mbps) and 
long transmitting distance (up to 30 mile). 
The system is based on the IEEE 802.16 
standards and uses several bands (2.3-
2.7 GHz, 3.4-3.6 GHz and 5.1-5.8GHz) 
to transmit data. The design of the front-
end low noise amplifier (LNA) is one of 
the challenges in Radio Frequency (RF) 
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receivers, which needs to provide good 
input impedance match, enough power 
gain and low Noise Figure (NF) within 
the required band [2]. Many high gain 
amplifier topologies have been proposed 
as a way to satisfy the requirement for 
low power dissipation as well as good 
performances. The cascode with cascaded 
techniques produced, results in a higher 
bandwidth and gain, due to the increase 
in the output impedance, as well as 
better isolation between the input and 
output ports [3-7]. The overall low noise 
amplifier should introduce a higher gain 
of 50 dB compared to reported [9]. It is by 
taking into consideration the extension 
of communication distance up to 50 km 
[10]. In this work, low noise amplifier 
with cascode and cascaded techniques 
(3-stage) is proposed a shown in Figure 1.
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the front-end low noise amplifier (LNA) is one of the 
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to provide good input impedance match, enough power 
gain and low Noise Figure (NF) within the required band 
[2]. Many high gain amplifier topologies have been 
proposed as a way to satisfy the requirement for low power 
dissipation as well as good performances. The cascode with 
cascaded techniques produced, results in a higher 
bandwidth and gain, due to the increase in the output 
impedance, as well as better isolation between the input and  
 
 
output ports [3-7]. The overall low noise amplifier should 
introduce a higher gain of 50 dB compared to reported [9]. 
It is by taking into consideration the extension of 
communication distance up to 50 km [10]. In this work, 
low noise amplifier with cascode and cascaded techniques 
(3-stage) is proposed a shown in Figure 1. 
Figure 1: Proposed for Cascode and Cascaded LNA  
 
II. THEORETICAL SECTIONS 
Basically, when designing an amplifier, the input and 
output matching network are considered to achieve the 
required stability, small signal gain, and a bandwidth. Super 
high frequency amplifier is a typical active circuit used to 
amplify the amplitude of radio frequency signal. Basic 
concept and consideration in design of super high 
frequency amplifier is presented in this paper.  
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design of super high frequency amplifier 
is presented in this paper. 
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802.16 standards and uses several bands (2.3-2.7 GHz, 3.4-
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challenges in Radio Frequency (RF) receivers, which needs 
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gain and low Noise Figure (NF) within the required band 
[2]. Many high gain amplifier topologies have been 
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dissipation as well as good performances. The cascode with 
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output ports [3-7]. The overall low noise amplifier should 
introduce a higher gain of 50 dB compared to reported [9]. 
It is by taking into consideration the extension of 
communication distance up to 50 km [10]. In this work, 
low noise amplifier with cascode and cascaded techniques 
(3-stage) is proposed a shown in Figure 1. 
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The LNA design formula and equation 
were referred to [4]. Figure 2, shows a 
typical single-stage amplifier including 
input/output matching networks. The 
basic concept of high frequency amplifier 
design is to match input/output of a 
transistor at high frequencies using 
S-parameters frequency characteristics 
at a specific DC-bias point with source 
impedance and load impedance. Input/
output matching circuit is essential 
to reduce the unwanted reflection of 
signal and to improve efficiency of the 
transmission from source to load [4-5].
A.  power gain
Several power gains were defined in 
order to understand operation of super 
high frequency amplifier, as shown in 
Figure 2, power gains of 2-port circuit 
network with power impedance or 
load impedance at power amplifier 
represented with scattering coefficient 
are classified into Operating Power Gain, 
Transducer Power Gain and Available 
Power Gain [4-5].
 
 
2
21122211
222
21
|)()1)(1(|
)||1)(||1(||
LSLS
LS
avs
L
T
SSSS
S
P
P
sourcethefromAvailablePower
loadthetodeliveredPowerG
ΓΓ−Γ−Γ−
Γ−Γ−==
=
The LNA design formula and equation were referred to [4]. 
Figure 2, shows a typical single-stage amplifier including 
input/output matching networks. The basic concept of high 
frequency amplifier design is to match input/output of a 
transistor at high frequencies using S-parameters frequency 
characteristics at a specific DC-bias point with source 
impedance and load impedance. Input/output matching 
circuit is essential to reduce the unwanted reflection of 
signal and to improve efficiency of the transmission from 
source to load [4-5]. 
A. Power Gain 
Several power gains were defined in order to 
understand operation of super high frequency amplifier, as 
shown in Figure 2, power gains of 2-port circuit network 
with power impedance or load impedance at power 
amplifier represented with scattering coefficient are 
classified into Operating Power Gain, Transducer Power 
G i  and Available Power ain [4-5]. 
 
 
 
Figure 3: I/O circuit of 2-port network 
B. Operating Power Gain 
Operating power gain is the ratio of power (P L ) 
delivered to the load (Z L ) to power (P in ) supplied to 2 port 
network. Power delivered to the load is the difference 
between the power reflected at the output port and the input 
power, and power supplied to 2-port network is the 
difference between the input power at the input port and the 
reflected power. Therefore, Operating Power Gain is 
represented by  
                               
 (1)
  
 
where, inΓ  indicates reflection coefficient of load at the 
input port of 2-port network and sΓ  is reflection 
coefficient of power supplied to the input port. 
C. Transducer Power Gain 
Transducer Power Gain is the ratio of avsP , maximum 
power available from source to LP , power delivered to the 
load. As maximum power is obtained when input 
impedance of circuit network is equal to conjugate complex 
number of power impedance, if inΓ = sΓ , transducer power 
gain is represented by 
       (2)                        
         
        
where, LΓ  indicates load reflection coefficient. 
 
D. Available Power Gain 
 
Available Power Gain AG is the ratio of avsP , power 
available from the source, to avnP , power available from 2-
port network, respect
avs
avn
A P
PG = . Power gain is avnP  when 
inΓ = s*Γ . Therefore Available Power Gain is given by: 
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That is, the above formula indicates power gain when input 
and output are matched [5]. 
E. Noise Figure 
Signals and noises applied to the input port of 
amplifier were amplified by the gain of the amplifier and 
noise of amplifier itself is added to the output. Therefore, 
SNR (Signal to Noise Ratio) of the output port is smaller 
than that of the input port. The ratio of SNR of input port to 
that of output port is referred to as noise figure and is larger 
than 1 dB. Typically, noise figure of 2-port transistor has a 
minimum value at the specified admittance given by 
formula: 
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Figure 3: I/O circuit of 2-port network
Operating power gain is the ratio of 
power (PL ) delivered to the load (ZL ) to 
power (Pin ) supplied to 2 port net ork. 
Power delivered to the load is the 
difference between the power reflected 
at the output port and the input power, 
and power supplied to 2-port network is 
the difference between the input power 
at the input port and the reflected power. 
Therefore, Operating Power Gain is 
represented by
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The LNA design formula and equation were referred to [4]. 
Figure 2, shows a typical single-stage amplifier including 
input/output matching networks. The basic concept of high 
frequency amplifier design is to match input/output of a 
transistor at high frequencies using S-parameters frequency 
characteristics at a specific DC-bias point with source 
impedance and load impedance. Input/output matching 
circuit is essential to reduce the unwanted reflection of 
signal and to improve efficiency of the transmission from 
source to load [4-5]. 
A. Power Gain 
Several power gains were defined in order to 
understand operation of super high frequency amplifier, as 
shown in Figure 2, power gains of 2-port circuit network 
with power impedance or load impedance at power 
amplifier represented with scattering coefficient are 
classified into Operating Power Gain, Transducer Power 
Gain and Available Power Gain [4-5]. 
 
 
 
Figure 3: I/O circuit of 2-port network 
B. Operating Power Gain 
Operating power gain is the ratio of power (P L ) 
delivered to the load (Z L ) to power (P in ) supplied to 2 port 
network. Power delivered to the load is the difference 
between the power reflected at the output port and the input 
power, and power supplied to 2-port network is the 
difference between th  input power at the input port and the 
reflected power. Therefore, Operating Power Gain is 
represented by  
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where, inΓ  indicates reflection coefficient of load at the 
input port of 2-port network and sΓ  is reflection 
coefficient of power supplied to the input port. 
C. Transducer Power Gain 
Transducer Power Gain is the ratio of avsP , maximum 
power available from source to LP , power delivered to the 
load. As maximum power is obtained when input 
impedance of circuit network is equal to conjugate complex 
number of power impedance, if inΓ = sΓ , transducer power 
gain is represented by 
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where, LΓ  indicates load reflection coefficient. 
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The LNA design formula and equation were referred to [4]. 
Figure 2, shows a typical single-stage amplifier including 
input/output matching networks. The basic concept of high 
frequency amplifier design is to match input/output of a 
transistor at high frequencies using S-parameters frequency 
characteristics at a specific DC-bias point with source 
impedance and load impedance. Input/output matching 
circuit is essential to reduce the unwanted reflection of 
signal and to improve efficiency of the transmission from 
source to load [4-5]. 
A. Power Gain 
Several power gains were defined in order to 
understand operation of super high frequency amplifier, as 
shown in Figure 2, power gains of 2-port circuit network 
with power impedance or load impedance at power 
amplifier represented with scattering coefficient are 
classified into Operating Power Gain, Transducer Power 
Gain and Available Power Gain [4-5]. 
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where, inΓ  indicates reflection coefficient of load at the 
input port of 2-port network and sΓ  is reflection 
coefficient of power supplied to the input port. 
C. Transducer Power Gain 
Transducer Power Gain is the ratio of avsP , maximum 
power available from source to LP , power delivered to the 
load. As maximum power is obtained when input 
impedance of circuit network is equal to conjugate complex 
number of power impedance, if inΓ = sΓ , transducer power 
gain is represented by 
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That is, the above formula indicates power gain when input 
and output are matched [5]. 
E. Noise Figure 
Signals and noises applied to the input port of 
amplifier were amplified by the gain of the amplifier and 
noise of amplifier itself is added to the output. Therefore, 
SNR (Signal to Noise Ratio) of the output port is smaller 
than that of the input port. The ratio of SNR of input port to 
that of output port is referred to as noise figure and is larger 
than 1 dB. Typically, noise figure of 2-port transistor has a 
minimum value at the specified admittance given by 
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Where, inΓ  indicates reflection coefficient 
of load at the input port of 2-port network 
and sΓ  is reflection coefficient of power 
supplied to the input port.
C. Transducer power gain
Transducer Power Gain is the ratio of avsP
, maximum power available from source 
to LP  , power delivered to the load. As 
maximum power is obtained when input 
impedance of circuit network is equal 
to conjugate complex number of pow r 
impedance, if  inΓ  = sΓ , transducer power gain is represented by 
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Figure 2, shows a typical single-stage amplifier including 
input/output matching networks. The basic concept of high 
frequency amplifier design is to match input/output of a 
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B. Operating Power Gain 
Operating power gain is the ratio of power (P L ) 
delivered to the load (Z L ) to power (P in ) supplied to 2 port 
network. Power delivered to the load is the difference 
between the power reflected at the output port and the input 
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difference betwe n th  input power at the input port and the 
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Figure 2, shows a typical ingle-st ge amplifier including 
input/output matching networks. The basic concept of high 
frequency amplifier design is to match input/output of a 
transistor at high frequencies using S-parameters frequency 
characteristics at a specific DC-bias point with source 
impedance and load impedance. Input/output matching 
circuit is essential to reduce the unwanted reflection of 
signal and to improve efficiency of the transmission from 
source to load [4-5]. 
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shown in Figure 2, power gains of 2-port circuit network 
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amplifier repre ented with scattering coefficient are 
classified into Operating Power Gain, Transducer Power 
Gain and Available Power Gain [4-5]. 
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Operating power gain is the ratio of power (P L ) 
delivered to the load (Z L ) to power (P in ) supplied to 2 port 
network. Power delivered to the load is the difference 
between the power reflected at the output port and the input 
power, and power supplied to 2-port network is the 
difference between the input power at the input port and the 
reflected power. Therefore, Operating Power Gain is 
represented by  
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Where, LΓ  indicates load reflection 
coefficient.
D. Available power gain
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The LNA design formula and equation were referred to [4]. 
Figure 2, shows a typical single-stage amplifier including 
input/output matching networks. The basic concept of high 
frequency amplifier design is to match input/output of a 
transistor at high frequencies using S-parameters frequency 
characteristics at a specific DC-bias point with source 
impedance and load impedance. Input/output matching 
circuit is essential to reduce the unwanted reflection of 
signal and to improve efficiency of the transmission from 
source to load [4-5]. 
A. Power Gain 
Several power gains were defined in order to 
understand operation of super high frequency amplifier, as 
shown in Figure 2, power gains of 2-port circuit network 
with power impedance or load impedance at power 
amplifier represented with scattering coefficient are 
classified into Operating Power Gain, Transducer Power 
Gain and Available Power Gain [4-5]. 
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For low noise transistors, manufactures usually provide 
optN YRF ,,min  by frequencies.  N defined by formula for 
desired noise figure: 
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F. Condition for Matching 
 The scattering coefficients of transistor were 
determined. The only flexibility permitted to the designer is 
the input/output matching circuit. The input circuit should 
match to the source and the output circuit should match to 
the load in order to deliver maximum power to the load. 
After stability of active device is determined, input/output 
matching circuits should be designed so that reflection 
coefficient of each port can be correlated with conjugate 
complex number as given below [6]: 
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III.  DESIGN OF LNA 
          The overall performance of the low noise amplifier is 
determined by calculating the transducer gain GT, noise 
figure NF and the input and output standing wave ratios, 
VSWRIN and VSWROUT. The optimum, Γopt and ΓL were 
obtained as Γopt = 17.354 + j50.13 and ΓL = 79.913-j7.304 
for single LNA. While, Γ opt = 21 + j48.881 and Γ L = 
79.913- j7.304 for cascode LNA. Figure 4 shows, the 
complete schematic circuit of cascode LNA and Figure 5 
shows the completed schematic circuit of a single LNA. A 
T-matching network is used to match the input impedance. 
The elements of T-network can be realized in the form of 
lump reactive elements. The resultant matching component 
values are given in Table I.  
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III.   DesIgN Of LNA
The overall perform ce of the low noise 
amplifier is determined by calculating 
the trans uc r gain GT, noise figure 
NF a  the input and utp t standing 
wave ratios, VS RIN and VSWROUT. The 
optimum, Γopt and ΓL were obtained as 
Γopt = 17.354 + j50.13 and ΓL = 79.913-j7.30
for singl  LNA. While, Γopt = 21 + j48.881 
and ΓL = 79.913- j7.304 for cascode LNA. 
Figure 4 shows, the complete schematic 
circuit of cascode LNA and Figure 5 
shows the co pleted schema ic circuit f 
a single LNA. A T-matching network is 
use  to match the input impedance. The 
elements of T-network can be realized in 
the form of lump reactive elements. The 
resultant matching component values are 
given in Table I. 
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The input matching load   is required to 
provide high-loaded Q factor for b tter 
se sitivity.  Several types of matc i g 
techniques had been tested for input 
matching.  The criteria that is taken into 
consideration for choosing the most 
suitable matching network  include 
low noise figure, high gain and high 
sensitivity.
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Regarding the impedance of 
L
Γ is real, suitable 
matching impedance for the load is by using a quarter-wave 
transformer[8]  Theoretically, the other types of matching 
techniques can be also applied on matching the
L
Γ .  
However, all of the techniques require the usage of 
capacitor.  From simulation, as we fixed the capacitance to 
the value witch available on market, it is not possible to 
match the load.  An adjustable capacitor can be used to 
solve this problem; however, due to the higher cost of 
adjustable capacitor, it is not in our consideration.  Thus, 
the best matching techniques is the quarter-wave 
transformer.  The quarter-wave transformer converts the 
complex impedance into real impedance. 
IV. SIMULATION RESULTS 
Table II shows the s-parameters output for comparison 
of LNA. It is simulated using Advanced Design System 
(ADS). The simulation recorded that the amplifier gain S21 
is 53.4dB.The input insertion loss S11 is -24.3dB, overall 
noise figure (NF) is 1.2dB and the output insertion loss S22 
is -23.9dB.The reflection loss S12 is -62.6dB. These values 
were within the design specification and were accepted. 
The output S-parameter (graphs) shows in figure 
consistence 6a, 6b and 6c. 
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S-Parameters  
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Single LNA -12.8 -20.2 17.0 -27.9 0.76 1.02 
Cascode 
LNA -18.9 -22.1 19.5 -20.0 1.2 
1.02 
Cascaded 
LNA -22.5 -40.4 34 -37.6 0.76 
1.29 
cascode and 
cascaded  
-24.3 -62.6 53.4 -23.86 1.20 1.59 
 
 
Figure 5: The Schematic Circuit for Single 
LNA
Regarding the impedance of 
L
Ã  is real, 
suitable atching impedance for the load 
is by using a quarter-wave transformer[8] 
Theoretically, the other types of matching 
techniques can be also applied on 
matching the 
L
Ã .  However, all of the 
techniques require the usage of capacitor. 
From simulation, as we fixed the 
capacitance to the value witch available 
on market, it is not possible to match 
the load.  An adjustable capacitor can 
be used to solve this problem; however, 
due to the higher cost of adjustable 
capacitor, it is not in our consideration. 
Thus, the best matching techniques is the 
quarter-wave transformer.  The quarter-
wave transformer converts the complex 
impedance into real impedance.
IV.  sIMULATION ResULTs
Table II shows the s-parameters output for 
comparison of LNA. It is simulated using 
Advanced Design System (ADS). The 
simulation recorded that the amplifier 
gain S21 is 53.4dB.The input insertion loss 
S11 is -24.3dB, overall noise figure (NF) is 
1.2dB and the output insertion loss S22 is 
-23.9dB.The reflection loss S12 is -62.6dB. 
These values were within the design 
specification and were accepted. The 
output S-parameter (graphs) shows in 
fi ure consistence 6a, 6b and 6c.
V.  CONCLUsION
A 5.8GHz cascode and cascaded low 
noise amplifier is success ul design 
and simulated. The amplifier uses the 
T-matching network in input of LNA.  At 
5.8GHz, gain (S21) of LNA is recorded that 
the amplifier gain S21 is 53.4dB. The input 
insertion loss S11 is -24.3dB and the output 
insertion loss S22 is -23.9dB. The reflected 
loss S12 is -62.6dB. The better performance 
in gain of th  amplifier, it can be achieved
by increasing the number of stages to 
improve the gain and noise figure of the 
design. For this reason the cascoded and 
cascaded is proposed.
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            Figure 6b:  Noise Figure vs. frequency 
S-Parameters  
(dB) 
S11 S12 S21 S22 NF (k) 
Single LNA -12.8 -20.2 17.0 -27.9 0.76 1.02 
Cascod  
LNA -18.9 -22.1 19.5 -20.0 1.2 
1.02 
Cascaded 
LNA -22.5 -40.4 34 -37.6 0.76 
1.29 
cascode and 
cascaded  
-24.3 -62.6 53.4 -23.86 1.20 1.59 
 
 
Figure 6b:  Noise Figure vs. frequency
 
 
 
        
  Figure 6c:  Stability factor vs. frequency 
V. CONCLUSION 
A 5.8GHz cascoded and cascaded low noise 
amplifier was successful designed and simulated. The 
amplifier uses the T-matching network in input of 
LNA.  At 5.8GHz, gain (S21) of LNA is recorded that 
the amplifier gain S21 is 53.4dB. The input insertion 
loss S11 is -24.3dB and the output insertion loss S22 is 
-23.9dB. The reflected loss S12 is -62.6dB. For better 
performance in the gain of the amplifier, it can be 
achieved by increasing the number of stages to 
improve the gain and noise figure of the design. For 
this reason the cascoded and cascaded techniques are 
undertaken in this research.  
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